


DP8228,DP8228M,DP8238,DP8238M

DP8228/DP8228M/DP8238/DP8238M System Controller and Bus Driver

components.com



Literature Number: SNOSBP9A



December 1988

DP8228/DP8228M/DP8238/DP8238M System Controller and Bus Driver

General Description

The DP8228/DP8228M, DP8238/DP8238M are system controller/bus drivers contained in a standard, 28-pin dual-in-line package. The chip, which is fabricated using Schottky Bipolar technology, generates all the read and write control signals required to directly interface the memory and input/output components of the 8080A microcomputer family. The chip also provides drive and isolation for the bidirectional data bus of the 8080A microprocessor. Data bus isolation enables the use of slower memory and input/output components in a system, and provides for enhanced system noise immunity.


A user-selected signal-level interrupt vector (RST 7) is provided by the device for use in the interrupt structure of small systems that need only one basic vector. No additional components (such as an interrupt instruction port) are required to use the single interrupt vector in these systems. The devices also generate an Interrupt Acknowledge (\overline{INTA}) control signal for each byte of a multibyte CALL instruction

when an interrupt is acknowledged by the 8080A. This feature permits the use of a multilevel priority interrupt structure in large, interrupt-driven systems.

Features

- Single chip system controller and bus driver for 8080A Microcomputer Systems
- Allows use of multibyte CALL instructions for Interrupt Acknowledge
- Provides user-selected single-level interrupt vector (RST 7)
- Provides isolation of data bus
- Supports a wide variety of system bus structures
- Reduces system component count
- DP8238/DP8238M provides advanced Input/Output Write and Memory Write control signals for large system timing control

8080A Microcomputer Family Block Diagram



TL/F/6825-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|------------------------------------|-----------------|
| Storage Temperature | -65°C to +150°C |
| Supply Voltage, V_{CC} | -0.5 to +7V |
| Input Voltage | -1.5V to +7V |
| Output Current | 100 mA |
| Maximum Power Dissipation* at 25°C | |
| Cavity Package | 2179 mW |
| Molded Package | 2361 mW |

*Derate cavity package 14.5 mW/°C above 25°C; derate molded package 18.9 mW/°C above 25°C.

Operating Conditions

| | Min | Max | Units |
|---------------------------------|------|------|----------|
| Supply Voltage (V_{CC}) | | | |
| DP8228M, DP8238M | 4.50 | 5.50 | V_{DC} |
| DP8228, DP8238 | 4.75 | 5.25 | V_{DC} |
| Operating Temperature (T_A) | | | |
| DP8228M, DP8238M | -55 | +125 | °C |
| DP8228, DP8238 | 0 | +70 | °C |

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under DC electrical characteristics.

Electrical Characteristics

Min ≤ T_A ≤ Max, Min ≤ V_{CC} ≤ Max, unless otherwise noted

| Symbol | Parameter | Conditions | Min | Typ (Note 1) | Max | Units | |
|--------------|---|--|---|------------------|------|---------------|---|
| V_C | Input Clamp Voltage, All Inputs | $V_{CC} = \text{Min}, I_C = -5 \text{ mA}$ | | 0.6 | -1.0 | V | |
| I_F | Input Load Current | STSTB | $V_{CC} = \text{Max}$ $V_F = 0.45\text{V}$ for DP8228, DP8238 $V_F = 0.40\text{V}$ for DP8228M, DP8238M | | 500 | μA | |
| | | D2 and D6 | | | 750 | μA | |
| | | D0, D1, D4, D5 and D7 | | | 250 | μA | |
| | | All Other Inputs | | | 250 | μA | |
| I_R | Input Leakage Current | DB0-DB7 | $V_{CC} = \text{Max}, V_R = V_{CC}$ | | 20 | μA | |
| | | All Other Inputs | | | 100 | μA | |
| V_{TH} | Input Threshold Voltage, All Inputs | $V_{CC} = 5\text{V}$ | 0.8 | | 2.0 | V | |
| I_{CC} | Power Supply Current | $V_{CC} = \text{Max}$ | DP8228, DP8238 | 185 | 230 | mA | |
| | | | DP8228M, DP8238M | 160 | 230 | mA | |
| V_{OL} | Output Low Voltage | D0-D7 | $V_{CC} = \text{Min}, I_{OL} = 2 \text{ mA}$ | DP8228M, DP8238M | 0.50 | V | |
| | | | | DP8228, DP8238 | 0.45 | V | |
| | | All Other Outputs | $V_{CC} = \text{Min}, I_{OL} = 10 \text{ mA}$ | DP8228M, DP8238M | 0.50 | V | |
| | | | | DP8228, DP8238 | 0.45 | V | |
| V_{OH} | Output High | D0-D7 | $V_C = \text{Min}, I_{OL} = -10 \mu\text{A}$ | DP8228M, DP8238M | 3.3 | 3.8 | V |
| | | | | DP8228, DP8238 | 3.6 | 3.8 | V |
| | | All Other Outputs | $V_{CC} = \text{Min}, I_{OH} = -1 \text{ mA}$ | 2.4 | 3.8 | V | |
| I_{OS} | Short Circuit Current, All Outputs | $V_{CC} = 5\text{V}, V_O = 0\text{V}$ | 15 | | 90 | mA | |
| $I_{O(OFF)}$ | OFF State Output Current All Control Outputs | $V_{CC} = \text{Max}, V_O = V_{CC}$ | | | 100 | μA | |
| | | $V_{CC} = \text{Max}, V_O = 0.45\text{V}$ | | | -100 | μA | |
| I_{INT} | INTA Current | (See Test Conditions, Figure 3) | | | 5 | mA | |

Note 1: Typical values are for $T_A = 25^\circ\text{C}$ and typical supply voltages.

Capacitance* $V_{BIAS} = 2.5V, V_{CC} = 5.0V, T_A = 25^\circ C, f = 1 \text{ MHz}$


| Symbol | Parameter | Min | Typ (Note 1) | Max | Units |
|-----------|------------------------------------|-----|--------------|-----|-------|
| C_{IN} | Input Capacitance | | 8 | 12 | pF |
| C_{OUT} | Output Capacitance Control Signals | | 7 | 15 | pF |
| I/O | I/O Capacitance (D or DB) | | 8 | 15 | pF |

*This parameter is periodically sampled and not 100% tested.


Switching Characteristics $\text{Min} \leq V_{CC} \leq \text{Max}, \text{Min} \leq T_A \leq \text{Max}$

| Symbol | Parameter | Conditions | DP8228M, DP8238M | | DP8228, DP8238 | | Units |
|----------|--|------------|------------------|-----|----------------|-----|-------|
| | | | Min | Max | Min | Max | |
| t_{PW} | Width of Status Strobe | | 25 | | 22 | | ns |
| t_{SS} | Set-Up Time, Status Inputs D0–D7 | | 8 | | 8 | | ns |
| t_{SH} | Hold Time, Status Inputs D0–D7 | | 5 | | 5 | | ns |
| t_{DC} | Delay from \overline{STSTB} to Any Control Signal | (Figure 2) | 20 | 75 | 20 | 60 | ns |
| t_{RR} | Delay from DBIN to Control Outputs | (Figure 2) | | 30 | | 30 | ns |
| t_{RE} | Delay from DBIN to Enable/Disable 8080 Bus | (Figure 1) | | 45 | | 45 | ns |
| t_{RD} | Delay from System Bus to 8080 Bus During Read | (Figure 1) | | 45 | | 30 | ns |
| t_{WR} | Delay from \overline{WR} to Control Outputs | (Figure 2) | 5 | 60 | 5 | 45 | ns |
| t_{WE} | Delay to Enable System Bus DB0–DB7 after \overline{STSTB} | (Figure 2) | | 30 | | 30 | ns |
| t_{WD} | Delay from 8080 Bus D0–D7 to System Bus DB0–DB7 During Write | (Figure 2) | 5 | 40 | 5 | 40 | ns |
| t_E | Delay from System Bus Enable to System Bus DB0–DB7 | (Figure 2) | | 30 | | 30 | ns |
| t_{HD} | HLDA to Read Status Outputs | (Figure 2) | | 25 | | 25 | ns |
| t_{DS} | Set-Up Time, System Bus Inputs to HLDA | | 10 | | 10 | | ns |
| t_{DH} | Hold Time, System Bus Inputs to HLDA | | 20 | | 20 | | ns |


Test Conditions



TL/F/6825-2
FIGURE 1. Test Load




TL/F/6825-3
FIGURE 2. Test Load



TL/F/6825-4
FIGURE 3. INTA Test Circuit (For RST 7)

Timing Diagram



TL/F/6825-5

VOLTAGE MEASUREMENT POINTS: D₀-D₇ (when outputs) Logic "0" = 0.8V, Logic "1" = 3.0V. All other signals measured at 1.5V.
*Advanced I/O MEMW for 8238 only.

Functional Pin Definitions

The following describes the function of all of the DP8228/DP8228M, DP8238/DP8238M pinouts. Some of these descriptions reference internal circuits.

INPUT SIGNALS

Status Strobe (STSTB): Activated (low) at the start of each new machine cycle. The STSTB input is used to store a status word (refer to chart) from the 8080A microprocessor into the internal status latch of the DP8228, DP8238. The status word is latched when the STSTB returns to the high state. The 8080A outputs this status word onto its data bus during the first state (SYNC interval) of each machine cycle.

Data Bus In (DBIN): When high, indicates that the 8080A data bus is in the input mode. The DBIN signal is used to gate data from memory or an input/output device onto the data bus.

Write (WR): When low, indicates that the data on the 8080A data bus are stable for WRITE memory or output operation.

Hold Acknowledge (HLDA): When high, indicates that the 8080A data and address buses will go to their high impedance state. When in the data bus read mode, DBIN input in the high state, a high HLDA input will latch the data bus information into the driver circuits and gate off the applicable control signal I/OR, MEMR, or INTA (return to the output high state).

Bus Enable (BUSEN): Asynchronous DMA input to the internal gating array. When low, normal operation of the internal bidirectional bus driver and gating array occurs. When high, the bus driver and gating array are driven to their high impedance state.

V_{CC} Supply: +5V.

Ground: 0V reference.

OUTPUT SIGNALS

Memory Read (MEMR): When low, signals data to be loaded in from memory. The MEMR signal is generated by strobing in status word 1, 2, or 4. (Refer to status word chart.)

Memory Write (MEMW): When low, signals data to be stored in memory. The MEMW signal is generated for the DP8238 by strobing in status word 3 or 5. (Refer to status word chart.) For the DP8228, the MEMW signal is generated by gating a low-level WR input with the strobed in status word 3 or 5.

Input/Output Read (I/OR): When low, signals data to be loaded in from an addressed input/output device. The I/OR signal is generated by strobing in status word 6.

Input/Output Write (I/OW): When low, signals data to be transferred to an addressed input/output device. The I/OW signal for the DP8238 is generated by strobing in status word 7. For the DP8238 the I/OW signal is generated by gating in a low-level WR input with the strobed in status word 7.

Interrupt Acknowledge (INTA): When low, indicates that an interrupt has been acknowledged by the 8080A microprocessor. The INTA signal is generated by strobing in status word 8 or 10.

Signal Level Interrupt (RST 7): When the INTA output is tied to 12V through a 1 kΩ resistor, strobing in status word 8 or 10 will cause the CPU data bus outputs, when active, to go to the high state.

INPUT/OUTPUT SIGNALS

CPU Data (D₇-D₀) Bus: This bus comprises eight TRI-STATE® input/output lines that connect to the 8080A microprocessor. The bus provides bidirectional communication.

Functional Pin Definitions (Continued)


tion between the CPU, memory, and input/output devices for instructions and data transfers. A status word (which describes the current machine cycle) is also outputted on this data bus during the first microcycle of each machine cycle (SYNC = logic 1).

System Data (DB₇-DB₀) Bus: This bus comprises eight TRI-STATE input/output lines that connect to the memory and input/output components of the system. The internal bidirectional bus driver isolates the DB₇-DB₀ Data Bus from the D₇-D₀ Data Bus.


Status Word Chart

| Machine Cycle | Status Word | Data Bus Bit | | | | | | | | Control Signal |
|----------------------------------|-------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | |
| Instruction Fetch | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | MEMR |
| Memory Read | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | MEMR |
| Memory Write | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MEMW |
| Stack Read | 4 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | MEMR |
| Stack Write | 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | MEMW |
| Input Read | 6 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | I/O R |
| Output Write | 7 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | I/O W |
| Interrupt Acknowledge | 8 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | INTA |
| Halt Acknowledge | 9 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | (none) |
| Interrupt Acknowledge While Halt | 10 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | INTA |


Block and Connection Diagrams



Physical Dimensions inches (millimeters)



Ceramic Dual-In-Line Package (J)
Order Number DP8228J, DP8228MJ, DP8238J or DP8238MJ
NS Package Number J28A



Molded Dual-In-Line Package (N)
Order Number DP8228N or DP8238N
NS Package Number N28B

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| | | | |
|--|--|---|---|
|  <p>National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018</p> | <p>National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80</p> | <p>National Semiconductor Hong Kong Ltd. 19th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960</p> | <p>National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408</p> |
|--|--|---|---|

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Transportation and Automotive | www.ti.com/automotive |
| Video and Imaging | www.ti.com/video |

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated