

## Features

- Operating voltage: 2.5V~5.5V
- Minimal external components
- No external filter is required
- Low standby current (on power down mode)
- Excellent performance
- Tristate data output for µC interface
- 3.58MHz crystal or ceramic resonator
- 1633Hz can be inhibited by the INH pin

## General Description

The HT9170 series are Dual Tone Multi Frequency (DTMF) receivers integrated with digital decoder and bandsplit filter functions. The HT9170B and HT9170D types supply power-down mode and inhibit mode operations. All types of the HT9170 series use digital counting techniques to detect and decode all the 16


DTMF tone pairs into a 4-bit code output.

Highly accurate switched capacitor filters are employed to divide tone (DTMF) signals into low and high group signals. A built-in dial tone rejection circuit is provided to eliminate the need for pre-filtering.

## Selection Table

Function Part No.	Operating Voltage	OSC Frequency	Tristate Data Output	Power Down	1633Hz Inhibit	Package
<b>HT9170</b>	<b>2.5V~5.5V</b>	<b>3.58MHz</b>	√	—	—	<b>18 DIP</b>
<b>HT9170A</b>	<b>2.5V~5.5V</b>	<b>3.58MHz</b>	√	—	—	<b>20 SOP</b>
<b>HT9170B</b>	<b>2.5V~5.5V</b>	<b>3.58MHz</b>	√	√	√	<b>18 DIP</b>
<b>HT9170C</b>	<b>2.5V~5.5V</b>	<b>3.58MHz</b>	√	—	—	<b>18 SOP</b>
<b>HT9170D</b>	<b>2.5V~5.5V</b>	<b>3.58MHz</b>	√	√	√	<b>18 SOP</b>

### Block Diagram



### Pin Assignment


HT9170 - 18 DIP	HT9170A - 20 SOP	HT9170B - 18 DIP																																																																																																																
<table border="1"> <tr><td>VP</td><td>1</td><td>18</td><td>VDD</td></tr> <tr><td>VN</td><td>2</td><td>17</td><td>RT/GT</td></tr> <tr><td>GS</td><td>3</td><td>16</td><td>EST</td></tr> <tr><td>VREF</td><td>4</td><td>15</td><td>DV</td></tr> <tr><td>NC</td><td>5</td><td>14</td><td>D3</td></tr> <tr><td>NC</td><td>6</td><td>13</td><td>D2</td></tr> <tr><td>X1</td><td>7</td><td>12</td><td>D1</td></tr> <tr><td>X2</td><td>8</td><td>11</td><td>D0</td></tr> <tr><td>VSS</td><td>9</td><td>10</td><td>OE</td></tr> </table>	VP	1	18	VDD	VN	2	17	RT/GT	GS	3	16	EST	VREF	4	15	DV	NC	5	14	D3	NC	6	13	D2	X1	7	12	D1	X2	8	11	D0	VSS	9	10	OE	<table border="1"> <tr><td>VP</td><td>1</td><td>20</td><td>VDD</td></tr> <tr><td>VN</td><td>2</td><td>19</td><td>RT/GT</td></tr> <tr><td>GS</td><td>3</td><td>18</td><td>EST</td></tr> <tr><td>VREF</td><td>4</td><td>17</td><td>DV</td></tr> <tr><td>NC</td><td>5</td><td>16</td><td>NC</td></tr> <tr><td>NC</td><td>6</td><td>15</td><td>D3</td></tr> <tr><td>NC</td><td>7</td><td>14</td><td>D2</td></tr> <tr><td>X1</td><td>8</td><td>13</td><td>D1</td></tr> <tr><td>X2</td><td>9</td><td>12</td><td>D0</td></tr> <tr><td>VSS</td><td>10</td><td>11</td><td>OE</td></tr> </table>	VP	1	20	VDD	VN	2	19	RT/GT	GS	3	18	EST	VREF	4	17	DV	NC	5	16	NC	NC	6	15	D3	NC	7	14	D2	X1	8	13	D1	X2	9	12	D0	VSS	10	11	OE	<table border="1"> <tr><td>VP</td><td>1</td><td>18</td><td>VDD</td></tr> <tr><td>VN</td><td>2</td><td>17</td><td>RT/GT</td></tr> <tr><td>GS</td><td>3</td><td>16</td><td>EST</td></tr> <tr><td>VREF</td><td>4</td><td>15</td><td>DV</td></tr> <tr><td>INH</td><td>5</td><td>14</td><td>D3</td></tr> <tr><td>PWDN</td><td>6</td><td>13</td><td>D2</td></tr> <tr><td>X1</td><td>7</td><td>12</td><td>D1</td></tr> <tr><td>X2</td><td>8</td><td>11</td><td>D0</td></tr> <tr><td>VSS</td><td>9</td><td>10</td><td>OE</td></tr> </table>	VP	1	18	VDD	VN	2	17	RT/GT	GS	3	16	EST	VREF	4	15	DV	INH	5	14	D3	PWDN	6	13	D2	X1	7	12	D1	X2	8	11	D0	VSS	9	10	OE
VP	1	18	VDD																																																																																																															
VN	2	17	RT/GT																																																																																																															
GS	3	16	EST																																																																																																															
VREF	4	15	DV																																																																																																															
NC	5	14	D3																																																																																																															
NC	6	13	D2																																																																																																															
X1	7	12	D1																																																																																																															
X2	8	11	D0																																																																																																															
VSS	9	10	OE																																																																																																															
VP	1	20	VDD																																																																																																															
VN	2	19	RT/GT																																																																																																															
GS	3	18	EST																																																																																																															
VREF	4	17	DV																																																																																																															
NC	5	16	NC																																																																																																															
NC	6	15	D3																																																																																																															
NC	7	14	D2																																																																																																															
X1	8	13	D1																																																																																																															
X2	9	12	D0																																																																																																															
VSS	10	11	OE																																																																																																															
VP	1	18	VDD																																																																																																															
VN	2	17	RT/GT																																																																																																															
GS	3	16	EST																																																																																																															
VREF	4	15	DV																																																																																																															
INH	5	14	D3																																																																																																															
PWDN	6	13	D2																																																																																																															
X1	7	12	D1																																																																																																															
X2	8	11	D0																																																																																																															
VSS	9	10	OE																																																																																																															

HT9170C - 18 SOP	HT9170D - 18 SOP
---------------------	---------------------

**Pin Description**

<b>Pin Name</b>	<b>I/O</b>	<b>Internal Connection</b>	<b>Description</b>
VP	I	OPERATIONAL AMPLIFIER	Operational amplifier non-inverting input
VN	I		Operational amplifier inverting input
GS	O		Operational amplifier output terminal
VREF	O	VREF	Reference voltage output, normally VDD/2
X1	I	OSCILLATOR	The system oscillator consists of an inverter, a bias resistor and the necessary load capacitor on chip.
X2	O		A standard 3.579545MHz crystal connected to X1 and X2 terminals implements the oscillator function.
PWDN	I	CMOS IN Pull-low	Active high. This enables the device to go into power down mode and inhibits the oscillator. This pin input is internally pulled down.
INH	I	CMOS IN Pull-low	Logic high. This inhibits the detection of tones representing characters A, B, C and D. This pin input is internally pulled down.
VSS	—	—	Negative power supply
OE	I	CMOS IN Pull-high	D0~D3 output enable, high active
D0~D3	O	CMOS OUT Tristate	Receiving data output terminals OE=“H”: Output enable OE=“L”: High impedance
DV	O	CMOS OUT	Data valid output When the chip receives a valid tone (DTMF) signal, the DV goes high; otherwise it remains low.
EST	O	CMOS OUT	Early steering output (see Functional Description)
RT/GT	I/O	CMOS IN/OUT	Tone acquisition time and release time can be set through connection with external resistor and capacitor.
VDD	—	—	Positive power supply, 2.5V~5.5V for normal operation

**Approximate internal connection circuits**

**Absolute Maximum Ratings\***

Supply Voltage .....	-0.3V to 6V	Storage Temperature.....	-50°C to 125°C
Input Voltage.....	V <sub>SS</sub> -0.3V to V <sub>DD</sub> +0.3V	Operating Temperature.....	-20°C to 75°C

\*Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

**D.C. Characteristics**

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>DD</sub>	Operating Voltage	—	—	2.5	5	5.5	V
I <sub>DD</sub>	Operating Current	5V	—	—	3.0	7	mA
I <sub>STB</sub>	Standby Current	5V	PWDN=5V	—	10	25	μA
V <sub>IL</sub>	"Low" Input Voltage	5V	—	—	—	1.0	V
V <sub>IH</sub>	"High" Input Voltage	5V	—	4.0	—	—	V
I <sub>IL</sub>	"Low" Input Current	5V	V <sub>VP</sub> =V <sub>VN</sub> =0V	—	—	0.1	μA
I <sub>IH</sub>	"High" Input Current	5V	V <sub>VP</sub> =V <sub>VN</sub> =5V	—	—	0.1	μA
ROE	Pull-high Resistance (OE)	5V	V <sub>OE</sub> =0V	60	100	150	kΩ
R <sub>IN</sub>	Input Impedance (VN, VP)	5V	—	—	10	—	MΩ

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
		<b>V<sub>DD</sub></b>	<b>Conditions</b>				
I <sub>OH</sub>	Source Current (D0~D3, EST, DV)	5V	V <sub>OUT</sub> =4.5V	-0.4	-0.8	—	mA
I <sub>OL</sub>	Sink Current (D0~D3, EST, DV)	5V	V <sub>OUT</sub> =0.5V	1.0	2.5	—	mA
f <sub>OSC</sub>	System Frequency	5V	Crystal=3.5795MHz	3.5759	3.5795	3.5831	MHz

### A.C. Characteristics

DTMF signal

T<sub>a</sub>=25°C

<b>Parameter</b>	<b>V<sub>DD</sub></b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
Input Signal Level	3V	-36	—	-6	dBm
	5V	-29	—	1	
Twist Accept Limit (Positive)	5V	—	10	—	dB
Twist Accept Limit (Negative)	5V	—	10	—	dB
Dial Tone Tolerance	5V	—	18	—	dB
Noise Tolerance	5V	—	-12	—	dB
Third Tone Tolerance	5V	—	-16	—	dB
Frequency Deviation Acceptance	5V	—	—	±1.5	%
Frequency Deviation Rejection	5V	±3.5	—	—	%
Power Up Time (t <sub>PU</sub> ) (See Figure 4.)	5V	—	30	—	ms

Gain setting amplifier

T<sub>a</sub>=25°C

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>		<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
		<b>V<sub>DD</sub></b>	<b>Conditions</b>				
R <sub>IN</sub>	Input Resistance	5V	—	—	10	—	MΩ
I <sub>IN</sub>	Input Leakage Current	5V	V <sub>SS</sub> <(V <sub>VP</sub> , V <sub>VN</sub> )<V <sub>DD</sub>	—	0.1	—	μA
V <sub>OS</sub>	Offset Voltage	5V	—	—	±25	—	mV
P <sub>SRR</sub>	Power Supply Rejection	5V	100 Hz -3V<V <sub>IN</sub> <3V	—	60	—	dB
C <sub>MRR</sub>	Common Mode Rejection	5V		—	60	—	dB
A <sub>VO</sub>	Open Loop Gain	5V		—	65	—	dB
f <sub>T</sub>	Gain Band Width	5V	—	—	1.5	—	MHz
V <sub>OUT</sub>	Output Voltage Swing	5V	R <sub>L</sub> >100kΩ	—	4.5	—	V <sub>PP</sub>

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
R <sub>L</sub>	Load Resistance (GS)	5V	—	—	50	—	kΩ
C <sub>L</sub>	Load Capacitance (GS)	5V	—	—	100	—	pF
V <sub>CM</sub>	Common Mode Range	5V	No load	—	3.0	—	V <sub>PP</sub>

**Steering control**

f<sub>OSC</sub>=3.5795MHz, Ta=25°C

Symbol	Parameter	Min.	Typ.	Max.	Units
t <sub>D</sub> P	Tone Present Detection Time	5	16	22	ms
t <sub>DA</sub>	Tone Absent Detection Time	—	4	8.5	ms
t <sub>ACC</sub>	Acceptable Tone Duration	—	—	42	ms
t <sub>TREJ</sub>	Rejected Tone Duration	20	—	—	ms
t <sub>TIA</sub>	Acceptable Inter-digit Pause	—	—	42	ms
t <sub>TIR</sub>	Rejected Inter-digit Pause	20	—	—	ms
t <sub> PDO</sub>	Propagation Delay (RT/GT to DO)	—	8	11	μs
t <sub> PDV</sub>	Propagation Delay (RT/GT to DV)	—	12	—	μs
t <sub>DOV</sub>	Output Data Set Up (DO to DV)	—	4.5	—	μs
t <sub>DDO</sub>	Disable Delay (OE to DO)	—	50	60	ns
t <sub>EDO</sub>	Enable Delay (OE to DO)	—	300	—	ns

Note: DO=D0~D3




Figure 1. Test circuit

## Functional Description

### Overview

The HT9170 series tone decoders consist of three band pass filters and two digital decode circuits to convert a tone (DTMF) signal into digital code output.

An operational amplifier is built-in to adjust the input signal (refer to Figure 2).




Figure 2. Input operation for amplifier application circuits

The pre-filter is a band rejection filter which reduces the dialing tone from 350Hz to 400Hz.

The low group filter filters low group frequency signal output whereas the high group filter filters high group frequency signal output.

Each filter output is followed by a zero-crossing detector with hysteresis. When each signal amplitude at the output exceeds the specified level, it is transferred to full swing logic signal.

When input signals are recognized to be effective, DV becomes high, and the correct tone code (DTMF) digit is transferred.

### Steering control circuit

The steering control circuit is used for measuring the effective signal duration and for protecting against drop out of valid signals. It employs the analog delay by external RC time-constant controlled by EST.

The timing is shown in Figure 3. The EST pin is normally low and draws the RT/GT pin to keep low through discharge of external RC. When a valid tone input is detected, EST goes high to charge RT/GT through RC.

When the voltage of RT/GT changes from 0 to V<sub>TRT</sub> (2.35V for 5V supply), the input signal is effective, and the correct code will be created by the code detector. After D0~D3 are completely latched, DV output becomes high. When the voltage of RT/GT falls down from VDD to V<sub>TRT</sub> (i.e., when there is no input tone), DV output becomes low, and D0~D3 keeps data until a next valid tone input is produced.

By selecting adequate external RC value, the minimum acceptable input tone duration (t<sub>ACC</sub>) and the minimum acceptable inter-tone rejection (t<sub>IIR</sub>) can be set. External components (R, C) are chosen by the formula (refer to Figure 5.):

$$t_{ACC} = t_{DTP} + t_{GTP};$$

$$t_{IIR} = t_{DPA} + t_{GTA};$$

where t<sub>ACC</sub>: Tone duration acceptable time

t<sub>DTP</sub>: EST output delay time ("L" → "H")

t<sub>GTP</sub>: Tone present time

t<sub>IIR</sub>: Inter-digit pause rejection time

t<sub>DPA</sub>: EST output delay time ("H" → "L")

t<sub>GTA</sub>: Tone absent time

### Timing Diagrams




Figure 3. Steering timing




Figure 4. Power up timing




Figure 5. Steering time adjustment circuits

#### DTMF dialing matrix

	COL1	COL2	COL3	COL4
ROW1	1	2	3	A
ROW2	4	5	6	B
ROW3	7	8	9	C
ROW4	*	0	#	D

**DTMF data output table**

<b>Low Group (Hz)</b>	<b>High Group (Hz)</b>	<b>Digit</b>	<b>OE</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>
697	1209	1	H	L	L	L	H
697	1336	2	H	L	L	H	L
697	1477	3	H	L	L	H	H
770	1209	4	H	L	H	L	L
770	1336	5	H	L	H	L	H
770	1477	6	H	L	H	H	L
852	1209	7	H	L	H	H	H
852	1336	8	H	H	L	L	L
852	1477	9	H	H	L	L	H
941	1336	0	H	H	L	H	L
941	1209	*	H	H	L	H	H
941	1477	#	H	H	H	L	L
697	1633	A	H	H	H	L	H
770	1633	B	H	H	H	H	L
852	1633	C	H	H	H	H	H
941	1633	D	H	L	L	L	L
—	—	ANY	L	Z	Z	Z	Z


Z: High impedance

#### **Data output**


The data outputs (D0~D3) are tristate outputs. When OE input becomes low, the data outputs (D0~D3) are high impedance.

## Application Circuits

### Application circuit 1




### Application circuit 2



Note: (a) X'TAL = 3.579545MHz crystal  
 $C_1 = C_2 \approx 20\text{pF}$

(b) X'TAL = 3.58MHz ceramic resonator  
 $C_1 = C_2 \approx 39\text{pF}$

**Application circuit 3**


Note: (a) X'TAL = 3.579545MHz crystal  
 $C_1 = C_2 \approx 20\text{pF}$

(b) X'TAL = 3.58MHz ceramic resonator  
 $C_1 = C_2 \approx 39\text{pF}$